


Intel High-Performance Computing Technologies for Engineering

H. Cornelius

Intel GmbH



The slide features a large Intel logo at the top left. To its right, the text "High-Performance Computing Technologies for Engineering" is displayed in large, bold, yellow letters. Below this, the date "October 2007" is shown. Further down, the name "Dr. Herbert Cornelius" is listed, followed by his title "Director Advanced Computing Center" and "Intel EMEA". On the left side of the slide, there is a list of memory unit conversions:

- Byte = $8 \cdot 10^{-9}$**
- Kilobyte = 10^3**
- Megabyte = 10^6**
- Gigabyte = 10^9**
- Terabyte = 10^{12}**
- Petabyte = 10^{15}**
- Exabyte = 10^{18}**
- Zettabyte = 10^{21}**
- Yottabyte = 10^{24}**

Risk Factors

Today's presentation contains forward-looking statements. All statements made that are not historical facts are subject to a number of risks and uncertainties, and actual results may differ materially. Please refer to our most recent Earnings Release and our most recent Form 10-Q or 10-K filing available on our website for more information on the risk factors that could cause actual results to differ.

Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, visit Intel Performance Benchmark Limitations (<http://www.intel.com/performance/resources/limits.htm>).

All information provided related to future Intel products and plans is preliminary and subject to change at any time, without notice. THIS DOCUMENT AND RELATED MATERIALS AND INFORMATION ARE PROVIDED "AS IS" WITH NO WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE. INTEL ASSUMES NO RESPONSIBILITY FOR ANY ERRORS CONTAINED IN THIS DOCUMENT AND HAS NO LIABILITIES OR OBLIGATIONS FOR ANY DAMAGES ARISING FROM OR IN CONNECTION WITH THE USE OF THIS DOCUMENT. Copyright © Intel Corporation. All rights reserved.

Copyright © 2007 Intel Corporation. All rights reserved.



The Three Pillars of Science & Engineering



Copyright © 2007 Intel Corporation. All rights reserved.



High-Performance Computing

GFLOPS [10^9]



yesterday ...

TFLOPS [10^{12}]



today ...

PFLOPS [10^{15}]



tomorrow ...

**From Supercomputers to Supercomputing ...
A Strategic Investment**

Copyright © 2007 Intel Corporation. All rights reserved.

*Other names and brands may be claimed as the property of others.



CAx Challenges

Shorten Design and Development Time

- Shorten time-to-market/money
- Better Products in all respect
- Reduce expensive and time consuming mechanical tests
- Reduce material (costs, weight, new)
- Optimize design specific features
- Keep competitive advantage

Solution:

- High-Performance Computing (HPC)
Numerical analysis and simulations on high-performance computer systems
- Increase capability and capacity
 - More flexibility and agility to changes
 - More cost effective
 - Simulate physical difficult tasks
 - Better optimization within the design space



Copyright © 2007 Intel Corporation. All rights reserved.


Changing the way CAD/CAE tools can be used

**From serial to simultaneous workflows,
reducing the time between an idea and a finished product
using HPC Technologies**




Copyright © 2007 Intel Corporation. All rights reserved.

Moore's Law is (still) Leading the Chip Industry



Copyright © 2007 Intel Corporation. All rights reserved.

Ongoing Transistor Miniaturization




Copyright © 2007 Intel Corporation. All rights reserved.

Future options subject to change; Source: Intel


All products, dates, and figures are preliminary and are subject to change without any notice.

45nm Volume Manufacturing in 2007

Penryn Die Photo



High-k + Metal Gate Transistors



Higher Performance with lower Power Consumption



Copyright © 2007 Intel Corporation. All rights reserved.

Evolving Value Proposition

1960s-1980s

PERFORMANCE

1990s

PRICE/PERFORMANCE

2000s

PRICE/PERFORMANCE/WATT

All Segments: HANDHELDS → CLIENTS → SERVERS → HPC



Copyright © 2007 Intel Corporation. All rights reserved.

Industry Trend to Multi/Many-Core

Intel Tera-Scale Computing Research Program:
www.intel.com/go/terascale

Many-Core

Multi-Core

Dual-Core

Hyper-Threading

Multi Processor

QUAD-CORE

Energy Efficient Petascale with Multi-threaded Cores

Copyright © 2007 Intel Corporation. All rights reserved.

Intel Processors & HPC

Large Node, Scalable Shared Memory

- Largest shared memory to 1000s of CPUs and up to 1 PB
- Highest level of system RAS for large system stability

9000
Sequence

I/O and Compute Scalability

- Clustered applications requiring large memory footprints
- Tigerton brings a new dimension of MP computing to HPC (2H'07)

7x00
Sequence

Optimal for General Purpose Clusters

- Leading 2-way performance and energy efficiency
- Best FLOPS/\$, increased density with new Intel Quad-Core Processors
- Enhanced DP platform for HPC and WS (2H'07)

5x00
Sequence

Best Bus Bandwidth (UP Cluster)

- Higher bytes/FLOP and bandwidth density
- Form factor, performance/\$ for personal & departmental clusters

3x00
Sequence

Optimized solutions for any HPC workload

Copyright © 2007 Intel Corporation. All rights reserved.

Multi-Threaded Cores

Intel Tera-Scale Computing Research Program: www.intel.com/go/terascale

All Large Core

Mixed Large and Small Core

Many Small Cores

All Small Core

Energy Efficient Petascale with Multi-threaded Cores

Note: the above pictures don't represent any current or future Intel products

Copyright © 2007 Intel Corporation. All rights reserved.

Multi/Many-Core Chip Research

Streamlined IA Core

Shared Cache | Local Cache



HD HD Video
CY Crypto
DSP DSP
GFX Graphics



Future tera-scale chips could use an array of tens to hundreds of cores with reconfigurable caches, as well as special-purpose hardware accelerators utilizing a scalable on-die interconnect fabric.



Copyright © 2007 Intel Corporation. All rights reserved.

All plans, products, dates, and figures are preliminary and are subject to change without any notice.

Copyright © 2007 Intel Corporation. All rights reserved.







Tick/Tock: Our Model for Sustained Microprocessor Leadership

The slide displays the Intel Tick/Tock roadmap from 2006 to 2010. It shows a sequence of five processor generations: Intel Core™ (2006), Penryn (2007), Nehalem (2008), Westmere (2009), and Sandy Bridge (2010). Each generation is shown with its name, code name, technology node, and year. The roadmap is preceded by two Intel Inside logos: Core 2 Quad Inside and Xeon® Inside™.

Processor Generation	Code Name	Technology Node	Year
Intel Core™		NEW Microarchitecture 65nm	2006
Penryn		Compaction/ Derivative 45nm	2007
Nehalem		NEW Microarchitecture 45nm	2008
Westmere		Compaction/ Derivative 32nm	2009
Sandy Bridge		NEW Microarchitecture 32nm	2010

Forecast →

Copyright © 2007 Intel Corporation. All rights reserved.
Future options subject to change without notice.

Potential HW-Accelerator Options

The diagram illustrates the Intel QuickAssist Technology architecture. It shows a central "Node Fabric" connected to "Multi-Cores" (represented by a microchip image) via a vertical connection. The fabric also connects to an "On-Die" component (another microchip image) and a "Socket" (represented by a circuit board image). The "Socket" is connected to an external "Geneseo/PCIe (Gen 2)" interface, which is labeled with a circled '1'. The "On-Die" component is labeled with a circled '2'. The "Multi-Cores" are labeled with a circled '3'. Below the diagram, the text "Intel® QuickAssist Technology" is centered.

Enabling Partnerships

Other brands and names are the property of their respective owners.
Future options subject to change without notice.

***“Chip revolution poses problems for programmers:
Software developers face a culture shock as they
grapple with the next generation of
microprocessors”***

NewScientist, 10 March 2007



Copyright © 2007 Intel Corporation. All rights reserved.



Software

Intel's Software Tools and Support for HPC



Compilers



Performance Libraries



VTune™ Analyzers



Threading Tools



Cluster Tools

Intel® Cluster Toolkit



ISN & ISC



ISS

**Intel® Thread Checker
Intel® Thread Profiler
Intel® Threading Building Blocks**

Performance | Compatibility | Support | Productivity | Cross-Platform

www.intel.com/software



Copyright © 2007 Intel Corporation. All rights reserved.

Levels of Parallelism
Intel SW Development Tools for HPC

intel Software

	Serial Core Level	Multi-Core/SMP-Node level	Multi-Node Cluster Level	Grid Level
Programming Model Implementation	C/C++ FORTRAN95	Auto-Parallelization OpenMP* TBB	ClusterOpenMP Intel MPI	Intel GPE (UNICORE)
Correctness & Debugging	IDB	Thread Checker	Message Checker IDB-MPP	
Performance Libraries	MKL IPP	MKL IPP	Cluster MKL	
Performance Analysis	VTune™	VTune Thread Profiler	Trace Analyzer	

Copyright © 2007 Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

intel

Intel® Software Tools for Parallelism

intel Software

- **Architectural Analysis**
- **Introduce Parallelism**
- **Confidence / Correctness**
- **Optimize / Tune**

Visualization of parallel (threaded or MPI) application execution and communication behavior – give valuable insights for application architects and programmers

Highly optimized OpenMP* and MPI library and run-time system for scalable solutions
MKL threaded and distributed mathematical library

Detecting actual and potential Threading and MPI programming and API issues - to address challenges unique to parallel programming

Valuable insights for performance and scalability tuning of threaded and MPI applications

Copyright © 2007 Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

intel

Intel® Cluster Ready

A Program to make it easier for end users to buy, deploy and use clusters.

- Backed by reference implementations on Intel® Server Platforms (recipes)
 - Including tools to check compliance

A three-way collaboration between System Vendors/Integrators, Software Vendors, and Intel.

- Systems Vendors' (OEMs) and Integrators' solutions *certified* as compliant with the specification
 - May resell reference recipes or implement their own
- ISVs applications *registered* as compliant with the specification
 - Registered applications will run out-of-the box on any compliant cluster



More than a Cluster Solution Specification



Copyright © 2007 Intel Corporation. All rights reserved.



Covering the Globe With Software R&D Labs



Over 50 Development Sites Across More Than 20 Countries



Copyright © 2007 Intel Corporation. All rights reserved.

Conclusions

End-Users: The available compute power will continue to increase with flexible system architectures to meet the applications demand and requirements.

Software Vendors: Extract the available computational power via parallelization on all levels (multi-core, clusters) utilizing parallel software development tools for new and advanced functionality.

IT: Energy and cost efficient solutions continue to evolve providing the needed flexibility and business agility with improved capacity and capabilities.



Copyright © 2007 Intel Corporation. All rights reserved.

